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I. INTRODUCTION
Silicon nanowires (SiNWs) having nm-scale cross-sections and lm-scale lengths are ideal for sensor applications, where their large surface to volume ratio can be exploited. Furthermore, they can be directly integrated with either CMOS or thin film System-on-Panel technologies. 1 The electrical detection of bio-molecules is a very attractive prospective application, because it allows the integration of biosensors with CMOS, which could leverage nanosensor array systems for fast, high throughput analysis of biological processes. Such systems could revolutionise many areas in medicine and biochemistry, such as the detection and diagnosis of diseases and the development of new drug delivery systems. However, the CMOS technology required for such applications does not demand even sub-100 nm critical dimensions and mature technologies could do the job satisfactorily in many cases at low cost. There is therefore a need for inexpensive nanowire fabrication, without the use of advanced lithography.
The realization of SiNWs has been demonstrated by several methods but there is no preferred technique. Bottom up growth of nanowires from seeds forms vertical wires. [2] [3] [4] Typically, vapour liquid solid (VLS) growth is employed, using metallic nanoclusters such as gold (Au) as the nucleation site. The size of the metal catalyst determines the diameter of the nanowire. However, the potential for metal contamination is a concern when this method is used. The uncontrolled growth orientation and position of the wires make it difficult for this approach to be used for transistor or sensor applications. Top-down patterning gives lateral SiNWs with very well defined size and location. [5] [6] [7] Although this approach provides a more compatible MOSFET-based platform, its complexity is also increased as it generally relies on patterning methods using expensive high resolution lithography.
Experiments performed by Ciucci et al. 8 and Pennelli et al. 9 made use of silicon on insulator (SOI) as a starting substrate. The formation of the Si nanowire was performed by anisotropic etching using potassium hydroxide (KOH). However, the patterning in order to locate the nanowires was achieved using electron beam (e-beam) lithography, which is not suitable for high-volume manufacturing because of its limited throughput. The use of conventional optical lithography to fabricate silicon nanowires using SOI has also been considered by a number of authors. [10] [11] [12] However, the nanowires obtained were wider than the nanowires produced using e-beam lithography. A series of complex size reduction processes, such as etching and oxidation, were necessary in order to obtain small nanowire dimensions. Another approach is to deposit silicon over a sacrificial layer such as SiO 2 and then use an anisotropic (vertical) etch to create an amorphous silicon nanowire, similar to the formation of a sidewall spacer in MOSFET technology. 13, 14 This approach requires further annealing to transform the amorphous Si nanowire into poly-crystalline silicon.
In this paper we report a method for fabricating single crystal silicon nanowires using top-down optical lithography, together with simple oxidation and anisotropic etching using KOH. Wire diameters as small as 10 nm are demonstrated on SOI substrates. In Sec. II, the fabrication is described, while Sec. III presents our results. The work is discussed in Sec. IV and summarized in Sec. V.
II. FABRICATION OF SILICON NANOWIRE
Silicon nanowires were fabricated from SOI substrates, where the buried oxide (BOX) was 400 nm thick. The silicon top layer was 145 nm thick and doped n-type (phosphorous) to a concentration of 2 Â 10 18 cm
À3
. A layer of silicon nitride (Si 3 N 4 ) of thickness 60 nm is deposited using plasma- mask for subsequent KOH etching. It is then patterned using optical lithography and etched using buffered oxide etch (BOE) solution to expose a region of the silicon top layer ( Fig. 1(a) ). The first KOH etch process (45% in weight at 50 C) is performed. The exposed silicon is etched preferentially in the Si h100i plane, which produces a sidewall angle of 54. 7 to the horizontal surface and exposes a h111i silicon sidewall plane, as shown in Fig. 1(b) . After the etching process, the resulting Si h111i plane is thermally oxidized (Fig.  1(c) ). It is anticipated that this oxidation step also improves the surface roughness of the exposed Si h111i surface. The Si 3 N 4 layer is then removed via wet etching using boiling phosphoric acid ( Fig. 1(d) ). The SiO 2 layer formed over the Si h111i plane during thermal oxidation then acts as a mask for a further KOH etch. This second KOH etch exposes the other diagonal Si h111i side ( Fig. 1(e) ) and completes the triangular nanowire. The SiO 2 mask is removed using BOE leaving the structure shown schematically in Fig. 1(f) . Further etching can remove the BOX to leave a free standing nanowire. A layer of SiO 2 is then deposited to provide isolation for the Si nanowires. This layer is then patterned to create contact windows. Contact metallization of the Si nanowires was performed using a stack of Ti (80 nm)/Al (70 nm) and the samples were annealed in a forming gas (H 2 /N 2 ) ambient at 500 C for 2 min. The oxide mask produced by thermal oxidation of the Si h111i plane self aligns to define the nanowire structure without the need for an additional patterning step. The nanowire location is defined by the optical lithography mask edge. The quality of the Si 3 N 4 mask edge is controlled by optimising the pre and post bake temperatures of the photoresist and the developing time. This is crucial for reducing the line edge roughness (LER) of the Si nanowire sidewall surface as the etching process proceeds. Fig. 2 shows the edge profile of the Si surface after the first KOH etch using atomic force microscopy (AFM). The edge roughness (root mean square average, R q ) was observed to vary from 6.48 nm to 1.78 nm depending on photoresist treatment, demonstrating the importance of careful control during the lithographic step to produce nanowires with minimal LER.
III. RESULTS
Structural characterization was performed on Si nanowires that were fabricated using the process described in Sec. II. The nanowire cross section is determined by the thickness of the silicon layer on top of the BOX, together with the oxidation and KOH etch conditions. The nanowire length is determined directly from the lithography mask design. Continuous nanowires were fabricated of length 1-20 lm. Fig. 3(a) shows the top view of the fabricated Si nanowire obtained using a scanning electron microscope (SEM). A continuous straight Si nanowire can be seen clearly on top of the BOX. To obtain the images in Fig. 3(b) , the samples were tilted at an angle of 30 in order to inspect the profile on both h111i Si faces of the nanowire. Side A corresponds with the Si h111i plane revealed from the first KOH etch, while side B corresponds with the Si h111i plane revealed from the final KOH etch. It is observed that both sidewalls of the Si nanowire are smooth, indicating minimal LER, consistent with the AFM data of Fig. 2 .
The cross section profiles of the nanowires were obtained by focused ion-beam (FIB) milling and again using the SEM to image, as shown in Fig. 4 . The nanowire cross section is observed to be triangular. This is due to the preferential etching of KOH along Si h100i planes, which reveals Si h111i surfaces. The angle between the Si h111i plane and the Si h100i plane is measured as 57. 1 , which is in good agreement with the theoretical value of 54.7
. The height of the nanowire is 68 nm and the width is 88 nm, corresponding to a cross sectional area of approximately 3000 nm 2 . Current-voltage (I-V) measurements were conducted to confirm that the nanowires were electrically continuous and that an ohmic contact had been established between the deposited metal stack and the highly doped n-type Si nanowires. Using a Si nanowire of length, L NW ¼ 17.5 lm, the results shown in Fig. 5 indicate that nanowires are electrically continuous and that an ohmic characteristic is achieved. The electrical data in Fig. 5 includes resistance contributions for the nanowire and contact resistance. In order to deconvolve these contributions, four-point probe measurements were carried out. These measurements revealed a nanowire resistance of 1.5 MX, which is equivalent to a nanowire resistivity of 0.025 X cm
À1
. This shows that the Si nanowire doping concentration is comparable to the initial phosphorus doped silicon layer on top of the BOX (2 Â 10 18 cm À3 ).
IV. DISCUSSION
It has been observed previously that carrier mobility can be reduced in Si nanowires due to surface scattering. 15 However, this is usually limited to very thin nanowires which are smaller than 5 nm Â 5 nm, 16 which is a thickness comparable to the inversion layer in a MOSFET and where transport is dominated by surface scattering when surface electric fields are applied. 17 The cross sectional area of the Si nanowires, whose electrical properties are shown in Fig. 5 are significantly larger than 5 nm and no surface electric field is intentionally applied. So the effect of surface scattering is expected to be negligible and the mobility of carriers affected mainly by the influence of impurity scattering.
The effective mobility of electrons, l e , in the silicon nanowires was obtained from the four point probe resistance, R, and determined from Eq. (1):
This result can now be compared with the bulk Si mobility that can be calculated using the Caughey-Thomas expression for mobility in Eq. (2):
where
16 cm
À3
, and N imp is the concentration of dopant. 18 The effective mobility, l e , is calculated from Eq. (2) to be 242 cm 2 V À1 s
À1
. This result compares well with the bulk electron mobility for Si doped at 2 Â 10 18 cm
À3
, the same concentration as the starting Si layer above the BOX, which is 248 cm 2 V À1 s
À1
. This confirms that these Si nanowires have a sufficiently large cross section that surface scattering and quantum-confinement effects are negligible. For comparison purpose, Si nanowires prepared using superlattice nanowire pattern transfer 19 reported an effective mobility of 100 cm 2 V À1 s À1 for carriers in boron doped Si nanowires (10 18 cm
À3
) having dimensions of 30 nm Â 17 nm, which is close to the mobility in the equivalent bulk Si. Vaurette et al. 20 have also concluded that for thicknesses and widths of nanowires that are well above 10 nm, confinement effects will not be observable.
The repeatability and yield of silicon nanowires fabricated using this technique have been investigated. It was found that for SOI substrates having a Si top later thickness of more than 50 nm, the nanowires are fabricated consistently with near 100% yields. However, it is more challenging to obtain a continuous nanowire structure using SOI substrates with a thinner Si top layer, because they will lead to nanowires having a smaller cross sectional area. For these thinner nanowires, the process window for oxide growth and etching is more limited. Common issues faced include failure of the SiO 2 to act as a mask for the final KOH etching, resulting in discontinuities along the length of the silicon nanowire. The thicknesses of Si 3 N 4 and the thermally grown SiO 2 on the first exposed Si h111i plane are also critical and if the etch rate during the final KOH etch is too rapid, it can result in Si being over-etched. Thus a slower etch rate for the final KOH etch is required, which can be achieved by using a lower etching temperature.
Thin silicon nanowires were fabricated using SOI wafers having a silicon thickness of 25 nm above the BOX. The wafer was again masked with a 60 nm silicon nitride and patterned using optical lithography. The process followed the schematic process flow shown in Fig. 1 . The final KOH etch was performed at a temperature of 30 C, which reduces the etch rate by 75% compared with the previous nanowire processing, as discussed in Sec. II, where the KOH etch was carried out at 50 C. The resulting samples were scanned using AFM after the final SiO 2 removal and no discontinuity or breakage along the nanowire length of up to 10 lm was observed. It was not possible to get useful cross sectional images from SEM as the dimensions were too small. Cross-section foils for transmission electron microscopy (TEM) were prepared using an FEI Helios FIB microscope. The samples were examined in a JEOL 2100F FEG TEM operating at 200 kV. Fig. 6(a) shows a low-magnification TEM image of the Si-nanowire (circled) which is surrounded by the Pt deposit used to protect the specimen during FIB preparation of thin TEM cross-sections. The dimensions of the nanowire are observed to be approximately 10 nm in both height and width, corresponding to a cross sectional area of around 50 nm 2 . A phase contrast image is shown in Fig. 6(b) with the crystal structure of the nanowire resolved. From the fast Fourier transform of the image around the nanowire region (figure inset) the nanowire axis is determined to be along [110] . Furthermore, the nanowire is bounded by ð 111Þ, ð1 11Þ, and ð00 2Þ crystal faces. The boundaries of the nanowire are not sharp which could be due to the nanowire not being perfectly straight through the TEM foil thickness.
V. CONCLUSION
A top down approach using optical lithography has been shown to fabricate single crystal Si nanowires with dimensions down to 50 nm 2 . The fabrication process utilizes the lithography mask edge combined with KOH etching and oxidation, resulting in a self aligned process that requires no high resolution lithography. An SOI substrate has been used as a convenient etch stop, but conceivably this could be eliminated by the use of an isotropic etch following the KOH etching. The conductivity of larger nanowires, as determined by four point probe measurement, is ohmic and is of the same magnitude as the bulk conductivity of the silicon layer above the BOX on the SOI substrate used to fabricate the nanowires. Thus, the conductivity is not influenced by factors such as quantum confinement or surface scattering at these dimensions. To achieve the smallest dimensions using this approach, great care is required, while the process window for oxidation and etching becomes more narrow.
The work shows that good quality silicon nanowires can be fabricated using techniques that are compatible with mature CMOS technologies. This offers the prospect of low cost applications of nanowires, for example, exploiting their large surface to volume ratio in sensor applications.
